Placeholder text

Go to cart

FPGA Realization of Edge Detection Using Sobel Operator

By Upesh Patel

FPGA Realization of Edge Detection Using Sobel Operator

By Upesh Patel

0 - Default Title
Description
In the field of engineering where intensive calculation is required it may not be good option to employ bulky CPU for computation. Because it uses much more resources for computation and other purpose. In such cases a dedicated hardware can be made to fulfil the requirement. Such hardware can be made on FPGA using HDL. So as an example an application of image processing is proposed in this project. Also in the field of image processing the role of FPGA is to provide faster computation time. Moreover edge detection is a fundamental need in the field of image processing (e.g. Finger Print Recognition, Live Broadcasting Video, X-ray, and CT Scan etc). So an edge detection technique using Sobel Operator is proposed to implement on FPGA. The algorithm for this technique will be programmed using Verilog HDL and simulation will be performed on Modelsim Simulator. After successful simulation the algorithm will be synthesized on FPGA using Xilinx Design and Development Software and the design will be tested on Xillinx FPGA board.
Product details
Binding:
Paperback
Number of Pages:
52
Release Date:
2025-09-15
Publication Date:
2025-09-15
Publisher:
LAP LAMBERT Academic Publishing
Languages:
Original: English
ISBN10:
6208477522
ISBN13:
9786208477523
GPSR Manufacturer Reference:
[email protected]
Weight:
96 g
Height:
150 cm
Width:
220 cm
Thickness:
4 cm
Buy on Amazon
Currently sold out