Placeholder text

Go to cart

Low Power Efficient Adder Design for VLSI

By Manish Jain

Product Image: Low Power Efficient Adder Design for VLSI

Low Power Efficient Adder Design for VLSI

0 - Default Title
Description
This book proposes an energy efficient approximate adder that provides low power high performance addition without severe quality degradation. The proposed adder introduces area efficient approximate logic that is used to adder the least significant bits of the adder. The effectiveness of the adder is analyzed over the well known accurate and approximate adders by implementing on Tanner and MATLAB. The prime challenge in the modern VLSI technology is the energy efficiency due to increased functionality on the single chip. The energy efficiency can be achieved through designing circuit imprecisely for a specific domain of applications known as error tolerant applications. This paper proposes an energy efficient adder architecture that achieves tremendous improvement in both the power and speed performance.The efficacy of the proposed adder is evaluated by implementing the proposed and existing adder architecture on MATLAB to evaluate error metrics and on Tanner to evaluate design metrics. Simulation results show that the proposed adder significantly reduces power, area and delay simultaneously at small loss in accuracy.
Product details
Binding:
Paperback
Number of Pages:
52
Release Date:
2025-04-15
Publication Date:
2025-04-15
Publisher:
Scholars' Press
Languages:
Original: English
ISBN10:
3659843334
ISBN13:
9783659843334
Weight:
96 g
Height:
150 cm
Width:
220 cm
Thickness:
4 cm
Buy on Amazon
Currently sold out