Placeholder text

Go to cart

Compilation Techniques for Reconfigurable Architectures

By Cardoso, João M. P.

Product Image: Compilation Techniques for Reconfigurable Architectures

Compilation Techniques for Reconfigurable Architectures

0 - Default Title
Description
The extreme ?exibility of recon?gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon?gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon?gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef?cient recon?gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon?gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon?gurable architectures.
Product details
Edition:
1
Number of Pages:
236
Release Date:
2008-10-20
Publication Date:
2008-10-20
Publisher:
Springer
Languages:
Original: English
ISBN10:
0387096701
ISBN13:
9780387096704
GPSR Manufacturer Reference:
[email protected]
Weight:
351 g
Height:
132 cm
Width:
209 cm
Thickness:
18 cm
Buy on Amazon
Currently sold out