Placeholder text

Go to cart

Design and Verification of ALU Using Verilog and Python Cocotb

By Arpita Patel

Design and Verification of ALU Using Verilog and Python Cocotb

By Arpita Patel

0 - Default Title
Description
This book presents a comprehensive study on the design and functional verification of an Arithmetic Logic Unit (ALU) using a hybrid approach that combines Verilog HDL for hardware modeling and Python Cocotb for testbench automation. It demonstrates how open-source tools such as Icarus Verilog, GTKWave, and Cocotb can be effectively integrated to create a professional-grade verification environment.The work provides step-by-step insights into RTL design, simulation workflows, Makefile automation, and waveform analysis, making it valuable for students, researchers, and professionals in VLSI and digital system design. By merging traditional HDL design with modern Python-based verification, this book highlights an innovative path toward efficient, flexible, and scalable digital hardware verification.
Product details
Binding:
Paperback
Number of Pages:
52
Release Date:
2025-11-16
Publication Date:
2025-11-16
Publisher:
LAP LAMBERT Academic Publishing
Languages:
Original: English
ISBN10:
6209201288
ISBN13:
9786209201288
GPSR Manufacturer Reference:
[email protected]
Weight:
96 g
Height:
150 cm
Width:
220 cm
Thickness:
4 cm
Buy on Amazon
Currently sold out