Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog