{"product_id":"stuart-sutherland-rtl-modeling-with-systemverilog-for-simulation-and-synthesis-using-systemverilog-for-asic-and-fpga-design-9781546776345","title":"RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design","description":null,"brand":"CreateSpace Independent Publishing Platform","offers":[{"title":"Default Title","offer_id":53701303697750,"sku":null,"price":0.0,"currency_code":"EUR","in_stock":false}],"thumbnail_url":"\/\/cdn.shopify.com\/s\/files\/1\/0925\/5829\/5382\/files\/product_image_9781546776345_1.jpg?v=1778865740","url":"https:\/\/www.momoxbooks.com\/products\/stuart-sutherland-rtl-modeling-with-systemverilog-for-simulation-and-synthesis-using-systemverilog-for-asic-and-fpga-design-9781546776345","provider":"momoxbooks","version":"1.0","type":"link"}